Skip to content
logo
ecu.test 2025.3 Help
Port BUSACCESS - GENERIC_SOCKETADAPTOR πŸ›ˆ
  • English
  • Deutsch
Initializing search
    • Getting Started
    • Overview
    • ecu.test Main program
    • Further included programs
    • Tools
      • A&D: iTest
      • ASAM: ACI
      • ASAM: iLinkRT
      • ASAM: XIL
      • ASAP: STEP
      • ATI: VISION
      • AVL: LYNX
      • AVL: PUMA
      • Basler: pylon
      • Beckhoff: TwinCAT
      • Digiteq: FG4 MultiBox
      • Digiteq: MGB
      • dSPACE: AURELION
      • dSPACE: ControlDesk
        • Ports
          • Port BUSACCESS - GENERIC πŸ›ˆ
          • Port BUSACCESS - GENERIC_MAPPINGFILE πŸ›ˆ
          • Port BUSACCESS - GENERIC_SOCKETADAPTOR πŸ›ˆ
            • Stimulation
            • Specifics
            • Properties πŸ›ˆ
          • Port BUSACCESS - BUS_MANAGER πŸ›ˆ
          • Port SERVICEACCESS - SERVICE_MANAGER πŸ›ˆ
          • Port MODELACCESS - DEFAULT πŸ›ˆ
          • Port MODELACCESS - NO_HILAPI πŸ›ˆ
          • Port ELECTRICERRORSIM - DEFAULT πŸ›ˆ
          • Port FAILURESIM - DEFAULT πŸ›ˆ
          • Port FAILURESIM - CANWAY πŸ›ˆ
          • Port FAILURESIM - CANWAY BUSMANAGER πŸ›ˆ
          • Port APPLICATION πŸ›ˆ
      • dSPACE: ModelDesk
      • dSPACE: MotionDesk
      • dSPACE: RTMaps
      • dSPACE: XIL API
      • EA: UTA 12
      • EMVA: GenICam
      • ESI: SimulationX
      • ETAS: BOA
      • ETAS: COSYM-SIL
      • ETAS: INCA
      • ETAS: LABCAR-PINCONTROL
      • FEP
      • FEP3
      • FEV: MorphΓ©e
      • froglogic: Squish
      • Google: ADB
      • GΓΆpel: Video Dragon
      • Hexagon: VTD
      • HMS: ACT - Restbussimulation
      • HMS: Legacy Bus Interfaces (VCI V2)
      • HMS: VCI V4
      • HORIBA FuelCon: TestWork
      • IDS: uEye
      • IPETRONIK: ETHOS
      • IPG: CarMakerHeadless
      • IPG: CarMaker|RealTimeMaker
      • JS Foundation: Appium
      • Keysight: CDS
      • Keysight: ESD
      • KS Engineers: TornadoACI
      • Lauterbach: TRACE32
      • MAGNA: BluePiraT
      • Mathworks: MATLAB & Simulink
      • Mechanical Simulation Corporation: CarSim
      • MicroNova: NovaCarts
      • Modelica Association: FMI
      • MOTEON: MTB
      • NI: LabVIEW
      • NI: VeriStand
      • NI: VISA
      • Opal-RT: RT-LAB
      • PEAK: PCAN
      • PLS: UDE
      • QUANCOM: QLIB
      • RA Consulting: DiagRA D
      • ROS2
      • SAE: PassThru
      • SFC: Selenium
      • Softing: DTS
      • Speedgoat: SimulinkRealTimeXIL
      • Synopsys: Silver
      • Synopsys: SilverXIL
      • Synopsys: Virtualizer
      • Technica: BTS
      • Technica: CM
      • The GNU Project: GDB
      • TOSUN: libTSCAN API
      • tracetronic: Ethernet
      • tracetronic: Multimedia
      • tracetronic: RemoteCommand
      • tracetronic: RemoteCommandLinux
      • tracetronic: Serial interface
      • tracetronic: SocketCAN
      • tracetronic: SSH MultiConnect
      • tracetronic: ZeroMQ
      • TTTech: TTXConnexion
      • Typhoon HIL: THCC
      • Vector: CANape
      • Vector: CANoe / CANalyzer
      • Vector: DYNA4
      • Vector: SIL Kit
      • Vector: XL API
      • Vehinfo: LABCAR
      • ViGEM: CCA
      • VW: ODIS
      • X2E: Xoraya
      • Tools with stimulus support
    • Test execution
    • Trace analysis
    • Workspace
    • Handling
    • Test management
    • test.guide
    • Extensions
    • Specific Tutorials
    • API references
    • System requirements
    • ecu.test on Linux
    • ecu.test code
    • ecu.test agent
    • ecu.test lab
    • Stimulation
    • Specifics
    • Properties πŸ›ˆ

    Port BUSACCESS - GENERIC_SOCKETADAPTOR πŸ›ˆΒΆ

    Generic bus access for SocketAdaptor ports

    StimulationΒΆ

    This port has no stimulus capabilities.

    SpecificsΒΆ

    Bus port for access to the rest bus simulation of the environment model. Using this port, bus mappings from bus databases can be used in the test cases. In the background these mappings are translated to the corresponding model variable(s).

    The representation of signal/message names on model paths can be largely configured by means of path patterns. The syntax for these patterns is described in the help section on the generic bus port.

    Port type SOCKETADAPTOR GENERIC

    This port is a compact variation of the generic bus port and is intended for usage with wildcards. Read and write access are supported.

    Additional placeholders

    receiver

    Name of a receiving/consuming control unit. If model paths exist for multiple receiving control units, the first one is used.

    Wildcard functionality

    With the symbol β€œ?” a single-character placeholder can be used in the path pattern. The number of these placeholders must match the number of actual characters. To limit the possibility of multiple matches, the wildcard is only allowed for the β€œBus path” setting describing the base path of the matched model variable paths.

    Ambiguity

    If multiple possible model paths match for a given signal and path pattern, the first one is used. Which model variable is accessed can be found out using the extended logging.

    Properties πŸ›ˆΒΆ

    Name

    Available if

    Default value

    Valid values

    Type

    Description

    Bus identifier

    string

    Logical name of the bus system

    Model port

    string

    Port ID (e.g. β€œMDL01”) of the model port via which the model access is to be performed. This property can remain empty if there is exactly one model port. If there is more than one model port, this property must be set.

    Bus-DB

    string

    Bus-database (This bus-database is usually taken from the test configuration. Please note that the bus-database is not automatically transferred to the tool, but must be stored there manually.)

    Bus path

    β€˜slave_?Appl/BusSystems/Ethernet/Ethernet_K?’

    string

    Base path of the model variables for the bus signals and messages. The Rx and Tx path specifications refer to this base path. The bus path may contain the single character wildcard β€œ?”.

    Rx path

    β€˜%(receiver)s/RX/IPDUs/%(pdu)s/Signals/%(signal)s/Value’

    string

    Pattern of model path for signal reading

    Tx path

    β€˜%(node)s/TX/IPDUs/%(pdu)s/Signals/%(signal)s/Overwrite Value’

    string

    Pattern of model path for signal manipulation

    Tx-Switch path

    β€˜%(node)s/TX/IPDUs/%(pdu)s/Signals/%(signal)s/Switch Value’

    string

    Pattern of model path to the switch for signal manipulation

    2025-12-05
    Previous
    Port BUSACCESS - GENERIC_MAPPINGFILE πŸ›ˆ
    Next
    Port BUSACCESS - BUS_MANAGER πŸ›ˆ
    © Copyright 2025, tracetronic GmbH.
    Created using Sphinx 8.2.3. and Sphinx-Immaterial
    Logo of tracetronic GmbH
    legal notice privacy policy